Mike: Changing to full numbering in the ND-doc template

2009-01-18T00:17:11Z

Changing to full numbering in the ND-doc template

← Older revision		Revision as of 00:17, 18 January 2009
Line 56:		Line 56:

	== Sources ==		== Sources ==
	*{{ND-doc\|~~06.014\|(ND-~~06.014.02 ~~rev A)~~}}		*{{ND-doc\|06.014.02}}

Mike: Cut out from ND-100

2009-01-05T11:18:14Z

Cut out from ND-100

New page

== ND-100 CPU registers and organisation ==

=== Register File ===
The ND-100 CPU has a register file of 256 registers, organised as 16 registers on 16 different runlevels.
Of those 16 registers, the top 8 are only accessible by the microprogram.
On switch between runlevels, the current register set is stored in the register file from the ALU and
the new one is loaded.

[[Image:ND-100-regfile.svg | The register file]]

=== Internal registers ===
==== STS ====
The Status register STS is formed by having a common upper 8 bits and the lower 8 is separate for
each program level.

[[Image:ND-100-statusreg.svg | The status register]]

* IONI - Interrupt system ON indicator.
* PONI - Memory management ON indicator.
* SEXI - Extended indicator to show that MMS is in 24 bits extended addressing mode instead of the usual 19 bits addressing mode.
* N100 - N100 indicator to tell the operating system that this is a ND-100 machine.
* PIL - Current program level indicator.
* M - multishift link indicator. Temporary storage for discarded bits in shift instructions, used to ease the shifting of multiple precision words.
* C - Carry indicator.
* O - Static overflow indicator. Remains set after an overflow condition until reset by program.
* Q - Dynamic overflow indicator.
* Z - Error indicator. Static and thus remains set until reset by program. The Z indicator may be internally connected to an interrupt level such that an error message routine may be triggered.
* K - One bit accumulator. Used by the BOP instructions operating on one bit data.
* TG - Rounding indicator for floating point operations.
* PTM - Page table modus. Enables use of the alternate page table.

These indicators are fully program controlled either by means of the BOP instruction or the TRA or TRR instructions where all indicators may be transferred to and from the A register.

==== IIE ====
The Internal Interrupt Enable Register controls the internal interrupt system

[[Image:ND-100-IIEreg.svg | The IIE register]]

* POW - Power fail interrupt.
* MOR - Memory out of range, addressing non-existent memory.
* PTY - Memory parity error.
* IOX - [[IOX error]], no answer from external device.
* PI - Privileged instruction.
* Z - Error indicator, the Z indicator is set.
* II - Illegal instruction.
* PF - page fault, page not in memory.
* PV - Protect violation. Page number is found in the Paging Status Register.
* MC - Monitor call.
* n/a - Not assigned.

==== PGS ====
[[Image:ND-100-PGSreg.svg | The PGS register]]

==== PCR ====
[[Image:ND-100-PCRreg.svg | The PCR register]]

== Sources ==
*{{ND-doc|06.014|(ND-06.014.02 rev A)}}

ND-100 Registers - Revision history

Mike: Changing to full numbering in the ND-doc template

Mike: Cut out from ND-100