FSB: Difference between revisions
Jump to navigation
Jump to search
(FSB instruction) |
(No difference)
|
Revision as of 09:10, 1 July 2010
| FSB | |
|---|---|
| Description | Subtract from floating accumulator |
| Format | FSB <addr. mode> <disp.> |
| Code | 104 0008 |
| Affected | T:=(ea) A=(ea+1) D=(ea+2) |
| Type | User |
| Architecture | ND-100, ND-110 |
FAD is an assembly instruction. The contents of the effective address and the following one or two locations are subtracted from the floating accumulator.
On 32-bit hardware only registers A and D are used, and two address locations instead of three. In this case, the A register is linked to (ea) and the D register to (ea+1).
References
- Norsk Data Document ND–06.014.02 ND-100 REFERENCE MANUAL Page 3-22
- Norsk Data Document ND–06.029.01 ND-110 Instruction Set Pages 68 and 72